# LEON

**URL:** https://discourse.grlib.community/c/leon/7.md

[Latest](https://discourse.grlib.community/latest.md) · [Categories](https://discourse.grlib.community/categories.md)

---

## [About the LEON category](https://discourse.grlib.community/t/about-the-leon-category/19)

<div class="topic-metadata">

**Author:** [@daniel](https://discourse.grlib.community/u/daniel)\
**Replies:** 1\
**Last updated:** [18 February 2022 05:36 UTC](https://discourse.grlib.community/t/about-the-leon-category/19 "2022-02-18T05:36:02Z")

</div>

Topics about the LEON processor family, SoC devices, IP, multi-core configurations, SPARC standard, etc

---

## [GRLIB 2024.4 LEON3 NanoXP Medium fails timing](https://discourse.grlib.community/t/grlib-2024-4-leon3-nanoxp-medium-fails-timing/582)

<div class="topic-metadata">

**Author:** [@romeo](https://discourse.grlib.community/u/romeo)\
**Replies:** 1\
**Last updated:** [10 August 2026 08:39 UTC](https://discourse.grlib.community/t/grlib-2024-4-leon3-nanoxp-medium-fails-timing/582 "2026-08-10T08:39:38Z")

</div>

Hi everyone, I am currently working with GRLIB 2024.4 and the LEON3 NanoXP Medium reference design, and I have run into a timing issue that I would like to understand better. In NanoXplore Impulse, the clock in the def…

---

## [LEON5 download for eclipse](https://discourse.grlib.community/t/leon5-download-for-eclipse/452)

<div class="topic-metadata">

**Author:** [@Watanabe](https://discourse.grlib.community/u/Watanabe)\
**Replies:** 1\
**Last updated:** [5 December 2024 19:23 UTC](https://discourse.grlib.community/t/leon5-download-for-eclipse/452 "2024-12-05T19:23:33Z")

</div>

Hello, I tried to install LEON-5 ver. 1.6.4 using Eclipse (ver. 2024. 9). When downloading LEON5 from Eclipse, refer to the following site. \[LEON/NOEL-V C/C++ IDE for Eclipse\]\] In step 3, enter the name “GAISLER” and…

---

## [Taking RGB Input from PC for Leon3 on Basys3 with PMOD to VGA Converter](https://discourse.grlib.community/t/taking-rgb-input-from-pc-for-leon3-on-basys3-with-pmod-to-vga-converter/434)

<div class="topic-metadata">

**Author:** [@Krishnakant](https://discourse.grlib.community/u/Krishnakant)\
**Replies:** 0\
**Last updated:** [10 September 2024 06:10 UTC](https://discourse.grlib.community/t/taking-rgb-input-from-pc-for-leon3-on-basys3-with-pmod-to-vga-converter/434 "2024-09-10T06:10:54Z")

</div>

Hello everyone, I’ve implemented the Leon3 configuration on the Basys3 board and discovered that the built-in VGA port on the Basys3 acts as an output-only (drive) port. To solve this, I purchased a PMOD to VGA converte…

---

## [Watchdog enable/disable on Leon3 KCU105](https://discourse.grlib.community/t/watchdog-enable-disable-on-leon3-kcu105/420)

<div class="topic-metadata">

**Author:** [@jmgomez](https://discourse.grlib.community/u/jmgomez)\
**Replies:** 2\
**Last updated:** [12 June 2024 06:59 UTC](https://discourse.grlib.community/t/watchdog-enable-disable-on-leon3-kcu105/420 "2024-06-12T06:59:31Z")

</div>

Hello, I am working on the example design leon3-xilinx-kcu105 of the grlib-gpl-2023.2-b4283 (I will update). Appart from other modifications, I want to use the watchdog included in the GPTIMER, but I want to be able to …

---

## ["Could not detect flash type" on LEON2 board](https://discourse.grlib.community/t/could-not-detect-flash-type-on-leon2-board/389)

<div class="topic-metadata">

**Author:** [@prosciuttocrudo](https://discourse.grlib.community/u/prosciuttocrudo)\
**Replies:** 3\
**Last updated:** [14 February 2024 10:08 UTC](https://discourse.grlib.community/t/could-not-detect-flash-type-on-leon2-board/389 "2024-02-14T10:08:00Z")

</div>

Hello, I’m trying to flash a boot image using mkprom2 on a board with an AT697 LEON2 processor. The command I’m using to connect to the board is “grmon -uart /dev/com1 -leon2 -nosram -baud 460800 -u” and the output produ…

---

## [Nexys-Video Leon3 GRLIB Conversion to Opal Kelly XEM7310](https://discourse.grlib.community/t/nexys-video-leon3-grlib-conversion-to-opal-kelly-xem7310/390)

<div class="topic-metadata">

**Author:** [@hamilton](https://discourse.grlib.community/u/hamilton)\
**Replies:** 1\
**Last updated:** [14 February 2024 09:47 UTC](https://discourse.grlib.community/t/nexys-video-leon3-grlib-conversion-to-opal-kelly-xem7310/390 "2024-02-14T09:47:36Z")

</div>

I am working on a project that involves porting the GRLIB Leon3 Design for the Digilent Nexys-Video board onto the Opal Kelly XEM7310 Board. I have built the project in Vivado, changed the FPGA in the project settings a…

---

## [JTAG port usage](https://discourse.grlib.community/t/jtag-port-usage/267)

<div class="topic-metadata">

**Author:** [@Hihara](https://discourse.grlib.community/u/Hihara)\
**Replies:** 2\
**Last updated:** [28 May 2023 06:12 UTC](https://discourse.grlib.community/t/jtag-port-usage/267 "2023-05-28T06:12:26Z")

</div>

2022-08-21T15:00:00Z (UTC) I wonder how we can detach AHBJTAG module from LEON5 netlist. We implemented LEON5 netlist into Xilinx Kintex UltraScale. We want to use a JTAG port of the FPGA to debug FPGA circuitry using C…

---

## [Xilinx Platform Cable USB for LEON5](https://discourse.grlib.community/t/xilinx-platform-cable-usb-for-leon5/270)

<div class="topic-metadata">

**Author:** [@Hihara](https://discourse.grlib.community/u/Hihara)\
**Replies:** 0\
**Last updated:** [29 August 2022 02:41 UTC](https://discourse.grlib.community/t/xilinx-platform-cable-usb-for-leon5/270 "2022-08-29T02:41:54Z")

</div>

2022-08-28T15:00:00Z (UTC) When we use LEON5 FPGA programming files for Xilinx Kintex UltraScale, the operation using Xilinx Platform Cable USB seems to have version dependencies. The black module works well, but the red…

---

## [How to share serial Flash for boot codes](https://discourse.grlib.community/t/how-to-share-serial-flash-for-boot-codes/268)

<div class="topic-metadata">

**Author:** [@Hihara](https://discourse.grlib.community/u/Hihara)\
**Replies:** 0\
**Last updated:** [22 August 2022 08:25 UTC](https://discourse.grlib.community/t/how-to-share-serial-flash-for-boot-codes/268 "2022-08-22T08:25:12Z")

</div>

2022-08-21T15:00:00Z (UTC) I wonder how we can share serial Flash for the boot codes of an application software of LEON5. We implemented LEON5 netlists on Xilinx Kintex UltraScale. MCTRL (GRLIB Memory Controller) is used…

---

## [GRMON Nexys4-DDR support](https://discourse.grlib.community/t/grmon-nexys4-ddr-support/265)

<div class="topic-metadata">

**Author:** [@hgrbz](https://discourse.grlib.community/u/hgrbz)\
**Replies:** 3\
**Last updated:** [16 August 2022 13:37 UTC](https://discourse.grlib.community/t/grmon-nexys4-ddr-support/265 "2022-08-16T13:37:02Z")

</div>

Hello. I managed to compile the loen3 processor for the nexys4-ddr board and successfully put it on the board., But when I try to connect with grmon, it warns me to switch to pro version( I have grmon-eval-3.2). But grmo…

---

## [LEON5 burst transmission](https://discourse.grlib.community/t/leon5-burst-transmission/237)

<div class="topic-metadata">

**Author:** [@Hihara](https://discourse.grlib.community/u/Hihara)\
**Replies:** 0\
**Last updated:** [3 March 2022 09:17 UTC](https://discourse.grlib.community/t/leon5-burst-transmission/237 "2022-03-03T09:17:23Z")

</div>

2022-03-02T15:00:00Z (UTC) LEON5 core has an hburst signal, so it seems that its interface configuration provides burst transmission capability. I would apprecited if AHB burst transmission function using this core had …

---

## [How to suppress error message about PLL\_TESTOUT](https://discourse.grlib.community/t/how-to-suppress-error-message-about-pll-testout/217)

<div class="topic-metadata">

**Author:** [@Hihara](https://discourse.grlib.community/u/Hihara)\
**Replies:** 2\
**Last updated:** [8 January 2022 19:10 UTC](https://discourse.grlib.community/t/how-to-suppress-error-message-about-pll-testout/217 "2022-01-08T19:10:54Z")

</div>

Dec 24, 2021 - I am configuring a simulation case for our original board using Artix7 for LEON3. I encountered an error message as follows: \*\* Warning: (vsim-8684) No drivers exist on out port /testbench/d3/clkgen0/cgo…

---

## [Error compiling Leon3 with Questa for Ultrascale+](https://discourse.grlib.community/t/error-compiling-leon3-with-questa-for-ultrascale/156)

<div class="topic-metadata">

**Author:** [@mnorris](https://discourse.grlib.community/u/mnorris)\
**Replies:** 26\
**Last updated:** [13 October 2021 10:57 UTC](https://discourse.grlib.community/t/error-compiling-leon3-with-questa-for-ultrascale/156 "2021-10-13T10:57:59Z")

</div>

Hello, I am a new user to GRLIB. I am trying to generate a Leon3 core for the ZCU102 (Zynq Ultrascale+ MPSoC).There are no example designs for this board, so I am trying to use the ‘leon3mp’ example as my starting point…

---

## [Grmon3 altera JTAG debugging error](https://discourse.grlib.community/t/grmon3-altera-jtag-debugging-error/128)

<div class="topic-metadata">

**Author:** [@ewout133](https://discourse.grlib.community/u/ewout133)\
**Replies:** 2\
**Last updated:** [20 May 2021 12:58 UTC](https://discourse.grlib.community/t/grmon3-altera-jtag-debugging-error/128 "2021-05-20T12:58:04Z")

</div>

Hi all, I’m trying to get my Altera DE2 2C35 FPGA working with LEON3. I’ve used the default design from GRLIB (leon3-altera-de2-ep2c35) the .sof file flashed easily using JTAG. Next I tried to debug the softcore with …

---

## [Leon with ECC SRAM](https://discourse.grlib.community/t/leon-with-ecc-sram/116)

<div class="topic-metadata">

**Author:** [@eikehahn](https://discourse.grlib.community/u/eikehahn)\
**Replies:** 1\
**Last updated:** [14 April 2021 14:57 UTC](https://discourse.grlib.community/t/leon-with-ecc-sram/116 "2021-04-14T14:57:00Z")

</div>

Hi, is there a possibility to protect the internal RAM with ECC? Does anybody implemented already something? Best regards, Eike

---

## [Leon3 on Xilinx ML605](https://discourse.grlib.community/t/leon3-on-xilinx-ml605/110)

<div class="topic-metadata">

**Author:** [@jsarcher](https://discourse.grlib.community/u/jsarcher)\
**Replies:** 3\
**Last updated:** [24 March 2021 11:18 UTC](https://discourse.grlib.community/t/leon3-on-xilinx-ml605/110 "2021-03-24T11:18:21Z")

</div>

Hello! :slight\_smile: Today I’ve tried to get the Leon3 processor running on a Xilinx Evaluation board (ML605) to familiarize myself with the Leon. From the grlib-gpl-2020.4-b4261 I used the leon3-xilinx-ml605 design an…

---

## [Leon3 Polarfire](https://discourse.grlib.community/t/leon3-polarfire/108)

<div class="topic-metadata">

**Author:** [@jsarcher](https://discourse.grlib.community/u/jsarcher)\
**Replies:** 3\
**Last updated:** [22 March 2021 10:06 UTC](https://discourse.grlib.community/t/leon3-polarfire/108 "2021-03-22T10:06:09Z")

</div>

Hello GRLIB community, I am generally new to the GRLIB and was searching for a Leon3 design template for the Microsemi Polarfire Evaluation Kit. In the GRLIB documentation in Chapter 6.2 “Supported Boards” I found indic…